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ABSTRACT
Radio Frequency (RF) interference is a prominent issue for modern electronic devices. As
device size and supply power shrink to meet the on-going demand for compact and
complex Integrated Circuits (ICs), their susceptibility to external noise coupling to the
input or power supply increases significantly. One such type of noise that acts upon a
system to be considered is Extreme Electromagnetic Interference (EEMI). Previous works
done to understand and evaluate the impact of EEMI onto a system or sub-system have
been conducted on a statistical or empirical analysis level, which has led to complex and
convoluted analysis, that requires significant time and computational power. Furthermore,
since Electromagnetic Interference/Compatibility (EMI/EMC), engineers have to deal with
complex systems, they typically come up with an estimate to analyze such systems.
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The premise behind this research is to highlight the development of the refinements
of such "rule-of-thumb" guidelines to help EMI/EMC engineers quickly estimate device or
circuit level susceptibility for the injected EEMI signals. A novel analytical model is
proposed in this research, which offers an alternative solution for the limits of malfunction
for a Silicon-based (Si) Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)
under EEMI bias.
These developed analytical predictive models help determine the maximum limits for
large-signal gate-side (input) or drain-side (power supply) injection in terms of the device's
ION/IOFF ratio prior to degradation or damage to the device. The ION/IOFF ratio is a function
based on the MOSFETs' device parameters. These models have been developed for a single
transistor, particularly n-type and p-type MOSFETs when the EEMI signal is superimposed
onto the gate or drain terminals. Additionally, these predictive models have also been
extended to determine the maximum tolerance for gate or drain injections as transistor
technology scales down. Furthermore, these models have been compared and validated
with prototype test chips across five different technology nodes.
Lastly, the analytical models have been expanded to be used in several different
assessments, such as high-frequency analysis, manufacturer, and transistor sizeindependent and sensitivity modeling. Such demonstrations show the fundamental nature
and flexibility, which allows these models to be used based on the EMI/EMC engineers'
needs.
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Chapter 1: Introduction
1.1 Background
The susceptibility of an electronic system and sub-system to large-signal interference,
specifically Extreme Electromagnetic Interference (EEMI), is a growing concern for
electronic designers, often described as the modern-day "Achilles' heel" of these
components and systems [1]. This interference can be due to either intentional or
unintentional interference, which can lead to an external signal coupling at the input or
power supply of an electronic system or sub-system. Tests under the guidance or
guidelines of several different government entities across several different countries have
been conducted to help identify the effects EEMI can have on both military and as well as
civilian equipment such as computers, automobiles, communication systems, security
systems and even aircraft [2-9]. Typically, the EEMI signal is identified or approximated
as a “noise” acting onto an electronic system [10]. However, the methodology to
understand the impact or even estimate the behavior of this “noise,” is such a complex
problem, along with the fact that many have approached this problem using statistical or
empirical methods of analysis [11-17], that there is a need to break-down this analysis
into smaller sections such as ones done at the device-level. This analysis done at the
device-level can help lay a foundational understanding for the severity of the EEMI
effects onto modern-day infrastructure. The work done in this dissertation focuses on the
device-level analysis, such as the one done on a Silicon-based (Si) Metal-OxideSemiconductor Field-Effect Transistor (MOSFET), using the technology device
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parameters to evaluate EEMI effects at a device-level prior to any non-persistent effects.
The use of “non-persistent” means explicitly a set of conditions that do not affect the
physical characteristics of the device or exhibit any memory effects, i.e., the device will
operate normally once the injected large-signal stimulus is removed.

1.2 Motivation
The motivation for this work comes as a part of The Air Force Center of Excellence at
the University of New Mexico, which focuses on understanding the fundamental
interaction of extreme electromagnetic interference with complicated electronic systems
that spans over several interaction layers, dimensions, time-scales and physical processes
[18], illustrated by Figure 1.1.

Figure 1.1. Overview of the AFRL-COE at UNM.

However, the main emphasis of this dissertation is to predict the impact of the nonpersistent effects of EEMI on a single MOSFET and scaling technologies. In this
research, by the use of transistor models or equations, which are then modified to account
for the characteristic impact of EEMI on the normal operation of a transistor. Then by
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fabricating test-chips which can validate these developed models that characterize the
impacted behavior of the transistor under EEMI bias. Furthermore, these developed
models are expanded and verified using test-chips to show the impact of non-persistent
effects on the scaling of transistor technologies.

1.3 Development of the Problem Statement
This section lays down a few basic conceptual understandings needed for this
dissertation, such as what a MOSFET is, the behavior and operation of a normal
MOSFET, and the types of work, which has been previously done to show the impact of
EEMI effects on either a transistor at a component level or a device-level. Then in the
following section 1.4, which highlights the contribution to the field of study achieved
through this dissertation.
1.3.1 Transistor
1.3.1.1 History
A transistor is essentially a semiconductor that can be thought of as an electronic switch.
It is typically composed of a semiconductor material that has at least three (to four)
terminals which can be connected to an external circuit. When voltage is applied to a pair
of the transistor's terminals, it can control the current through another pair of terminals
for a given transistor. This device can be packaged individually, found as discrete
components; however, millions or even billions of transistors can be found embedded as
a part of Integrated Circuits (ICs). This makes the transistors a building block of the
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modern-day infrastructure as they are, an ever-present component in modern electronics
such as cellphones, laptops, ATMs, utility meters, cars, airplanes, etc.
In 1926, an Austro-Hungarian physicist named Julius Edgar Lilienfeld proposed the
first concept of a field-effect transistor, however, been limited by either technology or
fabrication process, he was unable to produce a working concept then [20]. Later in 1947,
a team of physicists working at Bell Labs, John Bardeen, Walter Brattain, and William
Shockley invented the first working transistor for which they shared the Nobel Prize in
Physics in 1956 [21-22]. However, the most common or widely used transistor, named
MOSFET or MOS transistor, was invented in 1959 at Bell Labs by Mohamed Atalla and
Dawon Kahng [23].
Over the years, the production process, and the size of the MOSFET have shrunk to
meet the demand for faster processing speed and the use in logic operation, making the
transistor, one of the most produced items of the modern world. This led to the
development of Moore’s law [24], by billionaire Gordon Moore, which states a prediction
that computational processing power would double every year. Variation to Moore’s law,
specifically for MOSFET scaling, was also developed to match this observation [25-28].
1.3.1.2 PN Junction [29-30]
Before understanding how a MOSFET operates, it is essential to understand how a
semiconductor works then how PN-junction works - as the concepts behind the operation
of a MOSFET are heavily based on these concepts.
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Drift and diffusion are two different processes, being considered in this dissertation
for the movement of charge carriers and the current flow in a semiconductor.
When an electrical field is created in a semiconductor crystal, holes are accelerated in
the direction of this field, and free electrons are accelerated in the opposite direction. This
gives rise to two velocities, one for holes and another for electrons. The mobility of the
electrons in intrinsic silicon is about 1350 cm2/V*s, and the mobility of the holes in
intrinsic silicon is about 480 cm2/V*s. (A key point here is that these mobility numbers
play an important role when determining the design on hole-carrier based or electroncarrier based transistor.)

Figure 1.2. Taken from [29] to show drift velocity of the holes and electrons.

The second part is when the density of charge carriers in a piece of semiconductor is
not uniform. As an example, if the concentration of holes is higher in one part of the
silicon than in another, then most likely, the holes will diffuse from the region of high
concentration to the region of low concentration. This diffusion of charge carriers gives
rise to the diffusion current.
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Figure 1.3. Taken from [29] to show the diffusion of the holes and electrons.

By putting these concepts of drift and diffusion together in semiconductor structure –
an interesting device can be seen, the PN-junction. A simplified physical structure of the
PN junction consists of p-type semiconductor (silicon) brought in close contact with ntype semiconductor material (also silicon). In reality, however, both of these p and n
regions are part of the same crystal; and, to form p or n regions is done by “impurity”
doping where an atom with either an extra electron or one that is missing an electron in
its valence band is introduced to the silicon crystal for the creation of these doped
regions.
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Figure 1.4. Taken from [29] to show a simplified physical structure of the PN junction.

Due to the concentration of holes being high in the p-region and low in the n-region,
holes will diffuse across the junction from the p-side to the n-side; likewise, electrons
will diffuse across the junction from the n-side to the p-side. When these holes diffuse
across the junction into the n region, they quickly recombine with some of the majority
electrons present there and thus disappear from the scene. This recombination process
also results in the disappearance of some free electrons from the n-type material.
Because the recombination takes place so close to the junction, there will be a region that
is close to the junction that is depleted of free electrons and contains uncovered bound
positive charge. Likewise, the electrons that diffuse across the junction into the p region
quickly recombine with some of the majority holes and disappear from the scene. This
also results in the disappearance of some majority holes, causing some of the negative
bound charges to be uncovered. This carrier-depletion region (or depletion region) exists
on both sides of the junction, with the n side of this region positively charged and the p
side negatively charged.
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Figure 1.5. Taken from [29] to show the depletion region in the PN junction.

The depletion region gives rise to a built-in voltage, which is the minimum voltage
needed to overcome, to establish the flow of current in a PN junction. For example, if a
voltage is applied to the PN junction in the same direction as the built-in voltage, which
increases the width of this depletion region, then the device is in reverse bias case, where
the flow of current is almost zero across the depletion region. Likewise, if a voltage is
applied to the PN junction in the opposite direction as the built-in voltage, which now
decreases the width of this depletion region, then the device is in a forwarding bias case,
where the flow of current is the difference in the diffusion and drift currents. The drift
current, typically, depends on the cross-sectional area of the depletion region, and it
quickly saturates for large values for the forward bias voltage.
Based on these PN junction concepts of operations, the diode can be established,
which in turn leads to the same principles being applied to a MOSFET, which is the main
emphasis of this dissertation.
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1.3.1.3 MOS Transistor or MOSFET [29-30]
The enhancement-type MOSFET is the most common and widely used field-effect
transistor (FET). This type of transistor is fabricated on a p-type substrate, which is a
single-crystal silicon wafer, which in-turn provides physical support for the entire device
( or that of an entire circuit for an IC). There are two heavily doped n-type regions
(denoted as n+ source and the n+ drain regions), which are created into the substrate. A
thin layer of silicon dioxide (SiO2) is formed, which is an excellent electrical insulator
and is grown on top or the surface of the substrate. This layer of SiO2 covers the area
between the source and drain. Metal is then deposited on top of this oxide layer to create
the gate electrode for the device. These metal contacts are also made for the source
region, the drain region, and the substrate (or body). Therefore, creating the four
terminals of a transistor, which are - the gate terminal (G), the source terminal (S), the
drain terminal (D), and the substrate or body terminal (B).
It can be observed that the substrate forms PN junctions with the source and drain
regions. Under normal operations, these PN junctions are always set at reverse bias. The
drain will always be at a positive voltage relative to the source; the two PN junctions can
be effectively cut off by directly connecting the substrate terminal to the source terminal.
It can be assumed that the substrate will be considered as having no effect on device
operation (in fact, it can have an effect on the device, which is called the body-bias effect
[31], however for simplification of the analysis it is considered not to have any effect).
The MOSFET will be treated as a three-terminal device, with the terminals being the gate
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(G), the source (S), and the drain (D). When a voltage is applied to the gate, it controls
the current flow between the source and drain. This current flows in a longitudinal
direction from drain to source (labeled “channel region”). It should be noted that this
region has a length L and a width W, which are considered two critical parameters of the
MOSFET. Lastly, the MOSFET is regarded as a symmetrical device, which means that
the source and drain are interchangeable if there are no specific device characteristics.

Figure 1.6. Taken from [29] to show a cross-section of a MOSFET, it shows the four
terminals and the channel region.

Since the flow of electrons from the source to the drain is controlled by the voltage,
which is applied at the gate, for a positive voltage applied to the gate, it will attract
electrons to the interface between the gate dielectric and the semiconductor. These
electrons will then form a conducting channel between the source and the drain, called
the inversion layer. However, no gate current is required to maintain this inversion layer
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at the interface since the gate oxide will block the flow of any carrier. This results in the
current between the drain and the source to be controlled by the voltage that is applied at
the gate.

Figure 1.7. Taken from [29], shows a typical Current-Voltage (I-V) characteristics of a
MOSFET.

The normal operation of a MOSFET is generally given by three regions – the cut-off
region, the linear (or triode ) region, and the saturation region.
The cut off region occurs when the gate and source voltage is less than the threshold
voltage, and drain-source current (IDS) is approximated to be zero. The cut-off region is
also known as the sub-threshold region since the current flowing through a MOSFET is
negligible as the channel is not formed. The dependence of IDS on gate voltage is
exponential for this region.
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The linear region is also known as the triode or ohmic region. In a MOSFET, as the
gate voltage increases beyond threshold voltage, a channel is formed between source and
drain terminals. If there is a voltage difference between the source and the drain, then a
current will flow. The dependence of IDS on gate voltage is increasing linearly with
increasing drain voltage until the drain and source voltage is less than the gate and source
voltage minus the threshold voltage.
Lastly, the saturation region occurs when the gate and source voltage minus the
threshold voltage is greater than or equal to the drain and source voltage. Where
increasing the drain and source voltage does not influence IDS. Essentially, the MOSFETs
current is saturated or reached its max flow rate for charge carriers. The dependence of
IDS on gate voltage is quadratic in this region.
A pivotal point to be noted is that in this dissertation, the cut-off region and the
saturation region of operation have been capitalized to help develop the predictive models
for non-persistent effects for large-signal EEMI injection.
1.3.2 Impact of EEMI on MOSFET at Component or Device-level
Researchers in [33-49] have looked at the effects of EEMI, or large-signal interference
has on Complementary Metal–Oxide–Semiconductor (CMOS) devices and elementary
logic circuits. Many of these groups have shown the mechanisms by which the coupling
of large-signal interference to either the input terminals or the power supply of the device
leads to degradation of its transconductance [33-37], erroneous logic transitions [38-39],
timing errors[40-41], and even packaged components [42-43]. Through such studies, the
issue of the large-signal RF stimulus, which can couple to the input, or the power
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distribution network (PDN) through the power plane on a PCB and excites PDN
resonances a resonance that can cause a capacitive coupling effect throughout the board,
leading to effects similar to a patch antenna. At a system level, these power integrity
issues can cascade into signal integrity, which is presented by the references above.
Alternatively, if the large-signal RF interference is coupled to the Input/output (I/O)
pins, it can adversely affect the functionality of the MOSFET [44-46]. In a few extreme
cases, the RF interference of sufficient dwell time can generate thermal effects,
characterized by the Wunsch-Bell Model [47] leading to device breakdown or large
negative drain currents due to the accumulation of charges, affecting the normal
operation of a MOSFET [48-49].
Many techniques, such as signal filtering and ground-plane shielding for printed
circuit boards (PCBs) [50-51], have been proposed and implemented in the hopes of
mitigating the effects of coupled EEMI. However, electronic devices are still vulnerable
at their input or power supply nodes to EEMI coupling.
With the complexity of modern-day electronic systems, subsystems, and components.
It has become incredibly necessary to predict the behavior of how EM effects can
propagate through an entire system. This leads to EMI/EMC engineers to rely on a "ruleof-thumb" recommendations to assess their system under large-signal injection effect.
Such that they can shield a system exposed to EEMI and build hardening margins for a
designed system. However, this presents a bargain between the over-engineering of the
protection and its consequences on a systems size, weight, power, and cost. Thus, the
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need to refine the reliability of these rule-of-thumb guidelines could help engineers with
better optimal implementations against EEMI effects.

1.4 Dissertation Overview
The main challenge when working on this dissertation was the creation of a method(s) for
analysis that is different from statistical or empirical techniques that have been studied
and published for a range of assessments involving components and device modeling for
EEMI impact. Rather than creating a new model, which would be another statistical or
empirical method for modeling of the EEMI effect. It can be said that the developed
models in this dissertation can complement the existing models or provide an alternative
solution. However, these developed models would use significantly less time and
computational power to solve and predict non-persistent effects of the EEMI stimuli in a
MOSFET and for scaling of technologies.
1.4.1 Dissertation’s Significance
Given the complexity of modern-day electronic systems, subsystems, components, and
devices, it has become incredibly challenging to predict how EM effects can propagate
through an entire complex system. EMI/EMC engineers and designers thus rely on "ruleof-thumb" guidelines to assess the degree of shielding of protection to be imparted to a
system exposed to EEMI and build hardening margins into their designed system. This
approach also presents a balanced compromise between the over-engineering of the
protection and its implications on size, weight, power, and cost for the end system.
Additionally, the papers cited in section 1.3.3 and 1.3.2 explain the physical mechanisms
by which large-signal RF stimulus can compromise the integrity of the entire system.
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Therefore, there is a need to refine the fidelity of these “rule-of-thumb” guidelines such
that it can help better achieve an optimized implementation for system hardening against
EEMI.
1.4.2 Dissertation’s Contribution
In this dissertation, the focus is to develop refinements to "rule-of-thumb" predictive
models for determining the maximum limits for large-signal gate-side or drain-side
injection in terms of the device's ION/IOFF ratio prior to persistent effects, such as
degradation or damage, as a function of the MOSFETs' technology device parameters. A
novel method of modeling EEMI in MOSFETs is proposed, which depends only on the
intrinsic transistor parameters. The devices' current-voltage (I-V) characteristics are used
as a baseline to define the effect of EEMI. These developed models for large-signal gateside or drain-side injection are validated with prototype test-chips, which have been
designed and tested in-house, while sent externally to be fabricated. Next, the frequencydependent models for both gate-side and drain-side injection are also proposed in this
dissertation. A model to demonstrate how technology nodes can be impacted by the
large-signal gate or drain injection regardless of the manufacturer and transistor size is
suggested in this dissertation. Finally, a transistor’s sensitivity to drain-side injection
versus gate-side injection has also been shown in this dissertation.
Contributions to the field, as a direct result from work done in this dissertation, are
given in [52-57].
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1.4.3 Outline of the Dissertation
This dissertation is organized in the following way:
Chapter 2 shows the process for the development of a low-frequency non-persistent
effect predictive models for Gate and Drain injection. Here, the models which predict the
impact of EEMI on the quality of the MOSFET have been developed for the ION/IOFF ratio
under large-signal EM/RF injection for both gate and drain injection and for scaling of
technologies for the gate and drain injections.
Chapter 3 shows the design process for the creation of the test-chips, across five
different technology nodes while maintaining uniformity in the design. This section also
displays the experimental set-up and results – for both gate and drain injection for a
single transistor and scaling of technologies. Furthermore, this section directly compares
the analytical model, developed in Chapter 2 with the experimental data - to show a
match between the two. Also, tables have been generated to compare the analytical model
with the measured data for the limits of malfunction for the scaling of technologies.
Chapter 4 shows the process for the development of high-frequency non-persistent
effects predictive models for Gate and Drain injection. However, these models are not
verified, but recommendations are made in Chapter 5 to verify these results. In this
chapter, models to demonstrate how technology nodes can be impacted by the largesignal gate or drain injection, regardless of the manufacturer and transistor size, are
developed. Finally, a transistor’s sensitivity to drain injection versus gate injection, based
on the predictive models from Chapter 2, is also shown.
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Chapter 5 is the final chapter, which is the summary and conclusion for this
dissertation. Future works and recommendations for the expansion of the analytical
predictive models are also discussed in this section.
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Chapter 2: Development of Analytical
Predictive Models
2.1 Introduction
The most significant contribution of this dissertation is detailed in this chapter, which
primarily discusses the methodology behind the development of the analytical models
that show the impact large-signal RF injection has on the performance of a single
transistor and scaling of technologies, specifically for a MOSFET. These models were
developed with a simplistic approach while considering only primitive transistor
parameters, and being in-line with the “rule-of-thumb” approach to EEMI modeling in
transistors, such that these models could predict the limits of malfunction in the transistor
before any permanent damage to the device.
This chapter is divided as the following - section 2.2 shows the development of a
single transistor model for gate injection; section 2.3 shows the development of a single
transistor model for drain injection; section 2.4 shows the development of scaling of
technologies model for gate injection, and section 2.5 shows the development of scaling
of technologies model for drain injection.
Furthermore, the analytical models developed in this chapter were validated with
experimental measurement in Chapter 3; and extended to predict the limit of injection for
high-frequency analysis and other derived models, in Chapter 4.
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2.2 ION and IOFF Currents
Using the devices' current-voltage (I-V) characteristics as a baseline to define the effect
of large-signal RF injection, is illustrated in Figure 2.1 for gate-side injection and Figure
2.2 for drains-side injection.
The standard I-V characteristic is a curve describing the device current (IDS) as a
function of drain voltage (VDS) for a single transistor. The EEMI source can be modeled
as a large-signal RF injection coupled on to the gate, as shown in Figure 2.1 or drain, as
shown in Figure. 2.2, which converts the ideal I-V "curve" into a "band" due to the
additional large-signal variation on the gate or drain of the transistor. The width of the
band depends on the peak large-signal injection - 𝑉̂𝑛 , when applied at the gate or 2𝑉̂𝑛 ,
when applied at the drain.
In the case that the large signal injection voltage does not lead to persistent effects,
the I-V band can then be averaged and converted back into an I-V curve, as shown in
Figure 2.1 for gate-side injection and Figure 2.2 for drain-side injection both of which
includes RF injection. This is the basis for the predictive models, which was developed,
which represents the range of uncertainty in the operating point of the n-type MOSFET
(NMOS) due to the large-signal RF injection at the gate or drain terminal.
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Figure 2.1. MOSFET I-V characteristics with and without RF injection to the gate
terminal of the MOSFET.

Figure 2.2. MOSFET I-V characteristics with and without RF injection to the drain
terminal of the MOSFET.
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For the gate-side injection case, this I-V band diagram has been converted into an
"averaged" I-V curve due to large-signal RF injection in Figure 2.1. Without any loss of
generality, using the mid-point average of the I-V band to model the impacted I-V curve
under the influence of large-signal RF injection. The main reasoning behind this
generality is to address an underlying issue that the I-V "band" is, in fact, a range of
uncertain values in the operating point of the transistor. For example, if the device is at
the onset of the saturation region of operation and the edge of the linear region of
operation, then due to the large-signal injection, IDS can fall in the linear region at the
positive swing of the RF signal. Likewise, IDS can also be in the saturation region at the
negative swing of the RF signal for the same VDS value. Furthermore, this assumption is
valid only in the non-persistent regime, where the large-signal stimulus is not "large"
enough to induce a physical change in the semiconductor device that persists even after
the large-signal stimulus has been removed. As an example, Figure. 2.3 illustrates the
experimentally measured drain current of an NMOS with and without large-signal
injection. From this Figure, the average change in the measured drain current with the
large-signal injection can be observed (given by the red line). This is taken from a
measurement, where the NMOS has W=170 nm and L=65 nm, which is designed and
fabricated in a 65 nm standard Taiwan Semiconductor Manufacturing Company (TSMC)
CMOS process.
As shown in Figure. 2.3 the impact of large-signal injection in the experimentally
measured drain current varies based on the applied gate-source voltage (VGS). A larger
VGS puts the transistor in a higher conductive mode where its average IDS current due to
large-signal injection alters slightly from its original state. However, under smaller values
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of VGS, the MOSFET can get out of the cut-off region of operation due to large-signal
injection, which can significantly alter its mid-point average of IDS, as illustrated in
Figure. 2.3. It is an important observation when ION and IOFF are defined under the
influence of large-signal RF injection. The ION current is defined when VDS and VGS are
equal to the supply power. The IOFF current is defined when VDS is at supply power, and
VGS is equal to 0 or ground. The average IOFF, however, drastically changes due to largesignal injection.

Figure 2.3. The drain current of an NMOS with W=170 nm and L=65 nm measured
experimentally with and without RF injection in a 65 nm TSMC CMOS process.

For the drain-side injection case, the large-signal impacted I-V band diagram in
Figure. 2.2 is also calculated using the mid-point average. However, for this case, with a
similar reason as the gate-side injection, a range of uncertain values in the operating point
of the transistor occurs due to the large-signal injection being superimposed onto the
power supply or drain of the MOSFET. For example, if the device is in the saturation
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region of operation, then for a large enough negative swing of the injected RF signal, the
IDS can fall into the linear region. Likewise, if the device is in the linear region of
operation, then for a large enough positive swing of the injected RF signal, the IDS can
fall into the saturation region. As an example, Figure. 2.4 illustrates the experimentally
measured drain current of an NMOS with and without large-signal injection. The average
change in the measured drain current with a large-signal injection can be observed from
this figure (given by the red line). This measurement is taken from an NMOS that has
W=200 nm and L=100 nm, and which is designed and fabricated in a 90 nm standard
Taiwan Semiconductor Manufacturing Company (TSMC) CMOS process.
It is observed that the impact of the large-signal injection in the experimentally
measured drain current varies based on the applied gate-source voltage (VGS), given by
Figure. 2.4. However, it should be noted that the transistor stays in the cut-off region
even if VDS changes drastically, meaning that the Drain injection does not change due to
VGS. A critical observation for Figure. 2.4, to be noted is that the ION and IOFF are defined
under the influence of large-signal injection.
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Figure 2.4. The drain current of an NMOS with W=200 nm and L=100 nm measured
experimentally with and without RF injection in a 90 nm CMOS process from TSMC.

A practical industry metric to define the quality of a transistor in digital applications
is the ION/IOFF ratio [1]. The ION current is calculated using the saturation current for the
transistor, and the IOFF current is calculated using the subthreshold current. The ratio is a
metric of performance over leakage power, and it is more desirable to have a device with
a higher ION/IOFF ratio. This metric can similarly be used to describe how the quality of a
transistor degrades due to the large-signal RF injection.
A typical ION/IOFF ratio is around 106 – meaning a small leakage current or IOFF, and a
large saturation current or ION, and the ratio degrades as the transistor scales. Also, it has
been suggested that the transistor becomes unusable when the ION/IOFF ratio is around 100
[2], which is set as a practical limit of operation within the analytical models, as at this
point, the IOFF is two orders of magnitude below the ION. Furthermore, to clarify, ION/IOFF
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= 100, is a limit which was chosen and set by us, specifically for this dissertation. Since
beyond 100, the transistor would be too leaky to operate normally.
The critical point is that, when the input power reaches the practical limit of operation
(i.e., when ION/IOFF = 100), the device is still nominally operable. However, once past this
limit of operation, the transistor's behavior is adversely affected. The device can soon
reach a state of failure when ION/IOFF = 1, since at this point the IOFF current is equal to the
ION current, meaning the device has significant conduction when it is supposed to be in an
OFF state, and the MOSFET cannot turn OFF, as the OFF current is the same as the ON
current.
Lastly, based on the measured change in the behavior of the I-V characteristic in the
Figure. 2.3 for gate-side injection and Figure. 2.4 for drain-side injection, the ION/IOFF
ratio is used to quantify the change in the quality of a transistor’s performance under
large-signal RF injection.

2.3 Gate Injection Modeling for a Single Transistor
Before starting the approach of the analytical modeling of the Gate injection effects on a
single transistor, a few reasonable assumptions were made to simplify the analysis:
•

Although the injection can be applied to any terminals of a MOSFET, however
since this is a gate injection - the large-signal RF injection is only applied through
the gate, which is the input and most sensitive terminal of the device.
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•

Furthermore, the injection frequency is assumed to be low, where the impact of
parasitic device capacitance is negligible. The high-frequency modeling work is
shown in Chapter 4.

•

It is assumed that the ION/IOFF ratio reaches the practical limit of 100 when the
device operates within the super-threshold regime, where a small voltage at the
gate is sufficient to push the gate-source voltage (VGS) above the threshold
voltage.

•

It is assumed that the temperature gradient is minimal because of the low level of
injected power. For example, an injected RF power of 15 dBm, which is equal to
about 30mW, has minimal impact on the device temperature gradient.

•

It is assumed that typical values are used for both NMOS and PMOS (i.e., corner
effects and any statistical analysis has not been taken into consideration).

•

The typical peak noise voltage that will affect the transistor under gate-injection
occurs when the peak large-signal injection voltage applied to the gate, 𝑉̂𝑛 > VT ,
where 2VT < VDD .

•

Finally, for simplicity, short channel effects are ignored. The purpose of this
analytical model is to derive a simple "predictive model," while detailed device
parameters are unknown.

For a starting point, the mid-point average current is considered, which is defined by:
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𝐼𝑎𝑣𝑔 =

𝐼+ +𝐼−
2

,

(1)

where I+ and I- are the currents at the positive and negative peaks, respectively.
For the modeling of ION, the device is in saturation at both positive and negative
peaks. Therefore,

𝐼𝑂𝑁+ =

𝐼𝑂𝑁− =

𝐾′ 𝑛 𝑊
2

2
( 𝐿 ) (𝑉𝐷𝐷 + 𝑉̂𝑛 − 𝑉𝑇 )

(2)

𝐾′ 𝑛 𝑊
2

2
( 𝐿 ) (𝑉𝐷𝐷 − 𝑉̂𝑛 − 𝑉𝑇 ) ,

(3)

where VDD is the power supply voltage, 𝑉̂𝑛 is the peak large-signal injection voltage
applied at the gate, and VT is the threshold voltage of the device. Using (1), the average
ION can be calculated and simplified as,

𝐼𝑂𝑁(𝑎𝑣𝑔) =

𝐾′ 𝑛 𝑊
2

2
( 𝐿 ) [(𝑉𝐷𝐷 − 𝑉𝑇 )2 + 𝑉̂𝑛 ].

(4)

36

For the modeling of IOFF, the device is in the subthreshold or cut-off region at
negative peak; however, it is in super-threshold at positive peaks for values of 𝑉̂𝑛 that
exceeds VT. Therefore,

𝐼𝑂𝐹𝐹+ =

𝐾′ 𝑛 𝑊
2

( 𝐿 ) (𝑉̂𝑛 − 𝑉𝑇 )

2

(5)

(6)

𝐼𝑂𝐹𝐹− ≈ 0.

Using (1), the average IOFF is calculated as,

𝐼𝑂𝐹𝐹(𝑎𝑣𝑔) =

𝐾′ 𝑛 𝑊
4

2

( 𝐿 ) (𝑉̂𝑛 − 𝑉𝑇 ) .

(7)

From (4) and (7) the predictive model for ION/IOFF ratio impacted by large-signal RF
injection to gate can be simplified as,

𝐼𝑂𝑁
𝐼𝑂𝐹𝐹

=2

̂
(𝑉𝐷𝐷 −𝑉𝑇 )2 +𝑉
𝑛
2
̂
(𝑉
)
−𝑉
𝑛
𝑇

2

, when 𝑉̂𝑛 > VT.

(8)
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Equation (8) is a simple but robust model that can be used to predict the impact of
EEMI on the quality of NMOS transistors using only the primitive technology
parameters, which are VDD, and VT.
Additionally, using the mathematical principle of duality [3], a similar set of equations
for the ION/IOFF ratio impacted by large-signal RF injection for p-type MOSFET (PMOS)
is derived. This equation is simplified as,

𝐼𝑂𝑁
𝐼𝑂𝐹𝐹

=2

2
̂
(𝑉𝐷𝐷 −|𝑉𝑇 |)2 +𝑉
𝑛
2
̂
(𝑉
𝑛 −|𝑉𝑇 |)

, when 𝑉̂𝑛 > |VT|,

(9)

where VDD is the power supply voltage and |VT| is the absolute value of the threshold
voltage of the device, since PMOS devices have a negative threshold voltage, which can
be different from NMOS devices' threshold voltage. Equation (9), can similarly be used
to predict the impact of large-signal RF injection on the quality of PMOS transistors
using only the primitive technology parameters.

2.4 Drain Injection Modeling for a Single Transistor
Based on the observation from Figure. 2.2 and Figure. 2.4, both the IOFF and ION are
affected by the negative swing of the large-signal injection, which leads to changes in the
mid-point average. However, the average IOFF alters multiple orders of magnitude based
on this observation. The reason for such a significant increase in OFF current is due to an
effect coined in this research called the “Drain Junction Forward Bias Current.” This
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phenomenon occurs when the negative swing of the large-signal injection is larger than
the 𝑉𝐷𝐷 , which can lead to the drain node being at a lower potential than the bulk of the
transistor. Ideally, the drain has to be always at a higher potential than the source or body
at all times; however, the negative swing of the RF injection can push the drain node at a
lower potential than the body, which forces IDS to flow out of the drain, as illustrated in
Figure. 2.5.

Figure 2.5. Drain Junction forward-biased effect due to a large negative swing of the
large-signal RF injection to the drain of the transistor.

The effect that the large-signal injection has on the IOFF, particularly during the
negative peaks, is considered. Typically, the IDS is a combination of the Source-Drain
current and Body-Drain current, and usually, the Source-Drain current dominates. The
large-signal RF injection at the drain of the transistor and for the negative swings, the
Body-Drain current dominates. The current can be described as a diode’s current in
forward-bias mode due to its exponential change. Lastly, the “Drain Junction Forward
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Bias Current” behavior has been previously observed [4 -5], this dissertation work was
the first to justify, model, and name this behavior.
A few reasonable assumptions were made to simplify the analysis, to make the
analytical modeling simpler for drain injection effects on a single transistor:
•

The injection can be applied to any terminals of the MOSFET; however, the
injection is only applied to the drain, which is connected to VDD of the device.

•

Furthermore, in the drain injection case, the injection frequency is low (10 MHz),
where the impact of parasitic device capacitances is negligible, and the highfrequency predictive modeling work is shown in Chapter 4.

•

It is assumed that the ION/IOFF ratio reaches the practical limit of 100 when the
device operates within the Drain-Junction Forward Bias regime.

•

It is assumed that the temperature gradient is minimalized due to the low level of
the injected power. As an example, an injected RF power of 22 dBm, which is
equal to about 160mW, will have a minimal impact on the device’s temperature
gradient.

•

It is assumed that typical values are used for both NMOS and PMOS (i.e., corner
effects and any statistical analysis has not been taken into consideration).

•

The typical peak noise voltage that will affect the transistor under drain-injection
occurs when the peak large-signal injection voltage is applied to drain, 𝑉̂𝑛 > VDD.
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•

Lastly, short channel effects are ignored. The purpose of this analysis is to derive
a “predictive model,” while detailed device parameters are unknown.

For a starting point, the mid-point average current is considered, which is defined in
section 3.4 and is given by:

𝐼𝑎𝑣𝑔 =

𝐼+ +𝐼−
2

,

(1)

where I+ and I- are the currents at the positive and negative peaks, respectively.
For the modeling of ION, the device is in saturation at positive peaks; and the device
goes from saturation to linear and finally to the Drain Junction Forward Bias mode at the
negative peaks for 𝑉̂𝑛 > VDD. Therefore,

𝐼𝑂𝑁+ =

𝐾′ 𝑛 𝑊
2

( 𝐿 ) (𝑉𝐷𝐷 − 𝑉𝑇 )2
̂

𝐼𝑂𝑁− = 𝐼𝑠0 (𝑒 (𝑉𝑛−𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) ),

(11)

when 𝑉̂𝑛 > VDD (12)

where 𝐾 ′ 𝑛 is the transconductance parameter, 𝑊is the width of the transistor, 𝐿 is the
length of the transistor, VDD is the power supply voltage, VT is the threshold voltage of the
device, 𝐼𝑠0 is the reverse bias saturation current, 𝑉̂𝑛 is the peak large-signal injection
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voltage applied at the drain, and 𝑘𝑇/𝑞 (≈ 26 𝑚𝑉) defines the thermal voltage. Using
(1), we can calculate the average ION which can then be simplified as,

𝐼𝑂𝑁(𝑎𝑣𝑔) =

𝐾 ′𝑛 𝑊
𝐼𝑠0 (𝑉
̂
( ) (𝑉𝐷𝐷 − 𝑉𝑇 )2 +
(𝑒 𝑛−𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) ).
4 𝐿
2

(13)

For the modeling of IOFF, the device is in the subthreshold or cutoff region at positive
peaks; however, it is in the Drain Junction Forward Bias mode at the negative peaks for
𝑉̂𝑛 > VDD. Therefore,

(14)

𝐼𝑂𝐹𝐹+ ≈ 0
̂

𝐼𝑂𝐹𝐹− = 𝐼𝑠0 (𝑒 (𝑉𝑛−𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) ),

when 𝑉̂𝑛 > VDD.

(15)

Using (1), the average IOFF is calculated as,

𝐼𝑂𝐹𝐹(𝑎𝑣𝑔) =

𝐼𝑠0
2

̂

(𝑒 (𝑉𝑛−𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) ).

(16)
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Furthermore, for both ION- and IOFF- it is assumed to be positive current instead of
negative (since these currents flow out of the drain) as there is a small region after which
both ION- and IOFF exponentially change leading to Drain Junction Forward Bias
regime that will cause the device to eventually burn-out. From (13) and (16) the
predictive model for ION/IOFF ratio impacted by large-signal RF injection can be
simplified as

𝐼𝑂𝑁
𝐼𝑂𝐹𝐹

𝑊

′
2
1 𝐾 𝑛( 𝐿 )[(𝑉𝐷𝐷 −𝑉𝑇 ) ]

≈2

̂

𝐼𝑠0 (𝑒 (𝑉𝑛 −𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) )

, when 𝑉̂𝑛 > VDD.

(17)

Equation (16) can be used to predict the impact of large-signal RF injection on the
performance of NMOS using technology parameters, intrinsic to the transistor.
Lastly, using the duality principle from mathematics, a similar set of equations can
be derived for the ION/IOFF ratio impacted by large-signal RF injection to the drain for
PMOS transistors. This equation can be simplified as,

𝐼𝑂𝑁
𝐼𝑂𝐹𝐹

𝑊

′
2
1 𝐾 𝑝( 𝐿 )[(𝑉𝐷𝐷 −|𝑉𝑇 |) ]
,
̂
𝐼𝑠0 (𝑒 (𝑉𝑛 −𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) )

=2

when 𝑉̂𝑛 > VDD,
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(18)

where 𝐾 ′ 𝑝 is the transconductance parameter, VDD is the power supply voltage and |VT|
is the absolute value of the threshold voltage of the device, as PMOS devices have a
negative threshold voltage, which is different from NMOS devices’ threshold voltage.
Equation (18), can similarly be used to predict the impact of large-signal RF injection on
the quality of PMOS transistors using technology parameters that are intrinsic to the
transistor.

2.5 Gate Injection Modeling for Scaling of Technologies
The overall objective of the funding that supports this research is to develop a predictive
model to identify limits for non-persistent effects for large-signal injection impact for
scaling technologies. The analytical models described by (8) and (9) (from section 2.3)
can be used to predict the onset of the large-signal injection's susceptibility of MOSFET
devices for any given technology nodes – given the necessary power supply and
threshold voltage. For example, a researcher can use the expected VDD and VT of NMOS
transistors from 350 nm down to 65 nm technology nodes given in Table 2-1 and then use
(8) to predict the peak noise tolerance or maximum power that can be injected to the gate,
which can be done by setting ION/IOFF ratio=100. The results of Table 2-1 are shown in
Figure. 2.6, where ION/IOFF ratios are a function of injected power for the given
technology nodes, considering the practical limit is set for the ION/IOFF ratio at 100.
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TABLE 2-1. ANALYTICAL PREDICTION OF MAXIMUM EEMI TOLERANCE FOR
GATE INJECTION FROM 350NM TO 65NM FOR NMOS TRANSISTOR
TECHNOLOGY NODES.

Figure 2.6. The practical limit of operation for 65 nm, 90 nm, 130 nm, 180 nm, and 350
nm for NMOS transistor technologies under RF injection to the gate based on the model.

The maximum tolerance for large-signal injection in n-type MOSFET devices
decreases considerably due to technology scaling, as demonstrated in Figure. 2.6.
Similarly, for PMOS transistors, using the expected VDD and |VT| from 350 nm down to
65 nm given in Table 2-2 and using (9) to predict the peak noise tolerance or maximum
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power, which can be injected to the gate while the ION/IOFF ratio=100. The results from
Table 2-2 are illustrated in Figure. 2.7, demonstrates the impact of large-signal injection
for p-type MOSFET devices that reduces the maximum injection power significantly due
to the scaling of technologies.
TABLE 2-2 - ANALYTICAL PREDICTION OF MAXIMUM EEMI TOLERANCE
FOR GATE INJECTION FROM 350NM TO 65NM FOR PMOS TRANSISTOR
TECHNOLOGY NODES.

Figure 2.7. The practical limit of operation for 65 nm, 90 nm, 130 nm, 180 nm, and 350
nm for PMOS transistor technologies under RF injection to the gate based on the model.
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2.6 Drain Injection Modeling for Scaling of Technologies
Similar to the gate injection case discussed in the previous section, the overall objective
of the funding supporting this research, is to develop a predictive model for the largesignal stimulus, which impacts on scaling technologies for drain injection - using the
derived analytical models defined in (17) and (18) (from section 2.4) to predict the onset
of the large-signal injection’s susceptibility of MOSFET devices for any given
technology nodes – based on technology parameters that are intrinsic to the transistor. As
an example, using the expected NMOS transistor parameters from 350 nm to 65 nm
technology nodes as shown in Table 2-3 and then use (17) to predict the peak noise
tolerance or maximum power which can be injected to the drain, when the ION/IOFF ratio is
set to 100. The results of Table 2-3 are shown in Figure. 2.8, where ION/IOFF ratios are a
function of injected power for the given technology nodes, considering a practical limit
for ION/IOFF= 100.
TABLE 2-3 - ANALYTICAL PREDICTION OF MAXIMUM LARGE-SIGNAL
TOLERANCE FOR DRAIN INJECTION FROM 350 NM TO 65 NM FOR NMOS
TRANSISTOR TECHNOLOGY NODES.
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Figure 2.8. The practical limit of operation for 65 nm, 90 nm, 130 nm, 180 nm, and 350
nm for NMOS transistor technologies under RF injection to the drain based on the model.

The maximum tolerance for large-signal injection in NMOS transistors reduces
significantly due to technology scaling, as demonstrated in Figure. 2.8. A similar set of
limits for large-signal injection can be derived for PMOS transistors, from 350 nm to 65
nm by the use of transistor parameters in Table 2-4 and (18) to predict the peak noise
tolerance or maximum power, which can be injected to the drain, when the ION/IOFF ratio=
100. The results from Table IV are illustrated in Figure. 2.9, shows the impact that the
large-signal injection has on PMOS devices, where the maximum injection power
tolerance is impacted significantly due to the scaling of technologies.
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TABLE 2-4 - ANALYTICAL PREDICTION OF MAXIMUM LARGE-SIGNAL
TOLERANCE FOR DRAIN INJECTION FROM 350 NM TO 65 NM FOR PMOS
TRANSISTOR TECHNOLOGY NODES.

Figure 2.9. The practical limit of operation for 65 nm, 90 nm, 130 nm, 180 nm, and 350
nm for PMOS transistor technologies under RF injection to the drain based on the model.

2.7 Summary
This chapter shows the development of the analytical predictive models for the gate and
drain injection for a single transistor and scaling technologies. Furthermore, these
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developed models are simple and in-line with the “rule-of-thumb” approach, which was
mentioned in Chapter 1. These analytical predictive models use primitive transistor
parameters to successfully quantify the change in the behavior of NMOS and PMOS due
to large signal RF injection being coupled on the gate or the drain terminal of a transistor
and similarly for scaling of transistor technology – without any SPICE simulations or
experimental measurements. In the next chapter, 3, these developed analytical predictive
models are compared and validated using measured data.

50

2.8 References
[1]

J. Chen, L.T. Clark, and Y. Cao, "Ultra-low voltage circuit design in the presence
of variations," IEEE Circuits Devices Mag., pp. 12–20, Nov./Dec. 2005.

[2]

N. Verma, J. Kwong, and A. Chandrakasan, "Nanometer MOSFET variation in
minimum energy subthreshold circuits," IEEE Trans. Electron Devices, vol. 55, no. 1,
pp. 163 –174, 2008.

[3]

Duality principle. Encyclopedia of Mathematics.[online] Available:
http://encyclopediaofmath.org/index.php?title=Duality_principle&oldid=46779

[4]

G. Eason, B. Noble, and I. N. Sneddon, "On certain integrals of Lipschitz-Hankel
type involving products of Bessel functions," Philos. Trans. Royal Soc. A, vol. A247,
pp. 529–551, 1955. (references)

[5]

K. Kim, A.A. Iliadis, and V.L. Granatstein. "Effects of microwave interference on
the operational parameters of n-channel enhancement mode MOSFET devices in
CMOS integrated circuits," Solid-State Electron, vol. 48.10, pp.1795-1799, 2004.

[6]

Y. Hattori, H. Tadano, and H. Nagase. "A study of dc operating point shifts in
MOSFETs with large RF signals." Electronics and Communications in Japan (Part I:
Communications), pp. 18-26, 2001.

[7]

A. Allan, D. Edenfeld, W.H. Joyner, A.B. Kahng, M. Rodgers, and Y. Zorian,
"2001 technology roadmap for semiconductors,' Computer, vol. 35, no. 1, pp. 42-53,
2002.

51

[8]

R.H. Dennard, F.H. Gaensslen, V.L. Rideout, E. Bassous, and A.R. LeBlanc,
"Design of ion-implanted MOSFET's with very small physical dimensions," IEEE J.
Solid-State Circuits, vol. 9, no. 5, pp. 256-268, 1974.

[9]

M. Bohr, "A 30 year retrospective on Dennard's MOSFET scaling paper," IEEE
Solid-State Circuits Soc. Newsletter, vol. 12, no. 1, pp. 11-13, Winter 2007.

[10]

K. Kim, “High power microwave interference effects on analog and digital

circuits in IC's,” Ph.D. dissertation, Dept. Elect. Eng., Univ. of Maryland, College
Park, MD, 2008.
[11]

A. S. Sedra et al. Microelectronic circuits. New York, Oxford University Press,

1998.
[12]

D. Neamen, Microelectronics Circuits Analysis and Design 4/e, Mc Graw Hill

Press, 2010.
[13]

D. Awungayi, N. Sule, P. Zarkesh-Ha, E. Schamiloglu, S. Hemmady,

“Developing Predictive Scaling Laws for Large Signal RF Response of Elemental
MOSFET Devices,” Presented at the ASIAEM Conference, Bangalore, India, July
2017.
[14]

Sule, Nishchay H., "Modeling the Scaling Effects of Electromagnetic Interference

on MOSFETs." Presented at the UNM Shared Knowledge Conference, Albuquerque,
USA, August 2017.

52

[15]

N. H. Sule, T. Powell, S. Hemmady, and P. Zarkesh-Ha, "Predicting the

Tolerance of Extreme Electromagnetic Interference on MOSFETs," 2018 IEEE
Computer Society Annual Symposium on VLSI (ISVLSI), Hong Kong, 2018, pp.
597-601.
[16]

N. H. Sule, Z. Abedi, E. Schamiloglu, S. Hemmady, and P. Zarkesh-Ha,

“Predictive Modeling of Non-Persistent Effects in MOSFET Response under Large
Signal Gate Injection”, IEEE Transactions on Electromagnetic Compatibility,
Accepted, as of March 2020.
[17]

N. H. Sule, Z. Abedi, E. Schamiloglu, S. Hemmady, and P. Zarkesh-Ha, “Non-

Persistent Radio Frequency Effects Modeling in MOSFETs due to Large Signal Drain
Injection”, submitted to IEEE Transactions on Electromagnetic Compatibility, as of
July. 20202.

53

Chapter 3: Verification of the Analytical
Models through Experimentation
3.1 Introduction
This chapter shows the development and experimentations for the prototype test-chip.
The main premise of the prototype test-chip was to verify the developed analytical
predictive models, from Chapter 2. Additionally, it can be said that these test-chips were
designed to validate the developed predictive models rather than the models being used to
characterize or quantify the behavior from the measured data.
This chapter is divided as the following - section 3.2 shows the development of the
general prototype test-chip, including the various devices on the test-chip and the
fabricated technologies; section 3.3 shows the experimental set-up and results for both
single transistor and scaling of technologies for gate injection; section 3.4 shows the
experimental set-up and results for both single transistor and scaling of technologies for
drain injection, and section 3.5 shows a direct comparison between the analytical model
and experimental data.

3.2 Prototype Test-Chip Design
To fully understand the impact of large-signal RF injection on MOSFETs and compare
the experimental data with the developed predictive model, test-chips were designed and
fabricated using 350 nm, 180 nm, 130 nm, 90 nm, and 65 nm TSMC CMOS technology
through the MOSIS service (a foundry). Each prototype test-chip for each given
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technology node mentioned in this dissertation, contained a list of devices shown in Table
3-1.
TABLE 3-1. THE LIST OF DEVICES INCLUDED IN THE PROTOTYPE TEST-CHIP.

The design of the prototype test-chip was done in Mentor Graphics’ Tanner EDA,
which is used for the design, layout, and verification of analog/mixed-signal (AMS) ICs,
as well as MEMS and IoT devices. However, for this research, and in this design, Tanner
L-edit IC software is used; test-chips were designed and implemented within a pad
structure, as shown in Figure 3.1. Each test-chip design was verified for Design Rule
Check (DRC) and Node Highlights, to ensure that submicron devices were appropriately
connected to the larger pad structure. After these checks, each test-chip underwent a
netlist extraction, such that Tanner T-SPICE can be used to perform simulations on these
‘virtual’ test-chip equivalents before any experimental measurements where performed,
as a proof-of-concept.
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Figure 3.1. (left) The designed test-chip using the TSMC CMOS process. (right)
Zoomed-in view of the submicron component on the test-chip, n-type MOSFET.

3.3 Gate Injection
3.3.1 Experimental Setup and Testing
From the test-chip shown in the previous section, only elemental NMOS and PMOS
devices - to represent core transistors, are used in this research. The experimental results in
this section for gate injection are based on the measurements performed only on the
NMOS and PMOS devices on the test-chips across several different technologies, listed in
Table 3-2.
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TABLE 3-2. TRANSISTOR SIZES AND PARAMETERS FOR GATE INJECTION
EXPERIMENT.

The test setup includes a semiconductor analyzer and a probing station for capturing the
I-V characteristics of the NMOS and PMOS devices under the influence of large-signal
RF stimulus applied using an external RF signal generator, as shown in Figure. 3.2A. The
prototype test chip is attached through three RF probes on the station is shown in Figure.
3.2B. The frequency of the injected RF signal ranges from 10 MHz to 4 GHz. However,
since the focus of the predictive model was for low-frequency applications, only the
measured data at 10 MHz is used. A very low frequency (of 10 MHz) was specifically
picked for the analysis to avoid any parasitic characteristic effects.
In the experimental analysis, an ensemble of transistors per technology node are
measured a total of five times, and the results are averaged, resulting in average ION and
IOFF under the influence of large-signal injection. The probes are connected using an SMA
cable to and from the bias-tee, then lowered onto the pads on the test-chip device. Since
the experiment is ran for very low frequency (10 MHz), the probe characteristics are ideal,
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and there is no need for calibration. The probing pitch size is 150 µm, which lays on top of
the pad structure, which is designed with ground-signal-ground to match with the probe.
The entire system is controlled using a LabView program where the voltages and RF
injection power are automatically swept, while device parameters are measured, illustrated
in Figure. 3.2A; specifically, changes in the ION and IOFF under the influence of largesignal injection are recorded. Additionally, the data collections and the LabView coding
have been performed by Zahra Abedi, a fellow Ph.D. student, who helped me with this
experimental process. These results are shown in sections 3.3.1 to 3.3.3.

Figure 3.2. (A) An overview of the experimental setup, where the setup is automated by a
laptop. (B) The DUT (test chip) mounted on a probe station.
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3.3.2 Experimental Results for a Single Transistor
This section shows an example of an experimental result for a single transistor only, and
results from all the test-chips are shown in the next section (3.3.3). Figure 3.3 illustrates
the average ION and IOFF as a function of injection power in dBm where ION is measured
experimentally when VGS=1.0 V and IOFF is also measured experimentally when VGS=0 V
and both currents are measured when VDS=1.0 V. As shown in Figure. 3.3, the average
ION does not change under large-signal injection up to 0 dBm and beyond. Because the
transistor stays in saturation during both positive and negative peaks of the RF signal, it
causes the current to swing in both directions almost symmetrically (depending on the
injected power).
The average IOFF, however, drastically changes due to large-signal injection. This
occurs because the transistor, which is supposed to be in an OFF state briefly, conducts
during the positive peaks of the RF signal. Such brief conduction can be thought of as a
sudden increase in the leakage current when the transistor is supposed to be in the OFF
state.
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Figure 3.3. The average ION and IOFF measured experimentally of an NMOS with W=170
nm and L=65 nm as a function of RF injection power in dBm, in a 65 nm TSMC CMOS
process.

As an example, based on the experimental measurements, the ION/IOFF ratio is 2.7×107
for an NMOS fabricated using 350 nm technology. In contrast, the same ratio is 3.7×103
for a similar NMOS manufactured using 65 nm technology. As shown in Figure. 3.4, the
ION/IOFF ratio also degrades as the large-signal injection power increases. Based on the
analytical model assumption, it has been suggested that the transistor becomes unusable
when the ION/IOFF ratio becomes around 100 [1], which is set as a practical limit in this
analysis, as at this point, the IOFF is two orders of magnitude below the ION. As a result,
based on the measured data given in Figure 3.4, the maximum tolerance for injected
power is -1.6 dBm.
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Figure 3.4. The measured values for the ION/IOFF ratio of an NMOS with W=170 nm and
L=65 nm as a function of gate injection power in dBm, in a 65 nm TSMC CMOS
process.

3.3.3 Experimental Results for Scaling of Technologies
To further verify the accuracy of the developed analytical model, results from TSMC 350
nm, 180 nm, 130 nm, and 65 nm CMOS processes are measured to show the impact
large-signal injection has on technology scaling. These results are illustrated in Figure.
3.5 for n-type transistors and Figure. 3.6 for p-type transistors. The results support the
claim of large-signal injection tolerance, reducing as technology scales down. These
measured results also show how significantly the ION/IOFF ratio is affected as a direct
result of increasing large-signal injection to the gate of the transistor. Note that the
measurement results from 65 nm and 180 nm for PMOS and removal of 90 nm
technology node entirely from gate injection are discussed in section 3.5.3.
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Ion/Ioff Ratio

Practical Limit

Gate Injection Power [dBm]

Ion/Ioff Ratio

Figure 3.5. The practical limit of operation for 65 nm, 130 nm, 180 nm, and 350 nm for
NMOS transistor technologies under RF injection to the gate, measured experimentally.

Practical Limit

Gate Injection Power [dBm]

Figure 3.6. The practical limit of operation for 65 nm, 130 nm, 180 nm, and 350 nm for
PMOS transistor technologies under RF injection to the gate measured experimentally.
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3.4 Drain Injection
3.4.1 Experimental Setup and Testing
Like the gate injection experiment mentioned above, only the elemental NMOS and
PMOS devices - to represent core transistors, are used in this research. The experimental
results in this section for drain injection are based on the measurements performed only on
the NMOS and PMOS devices on the test-chips across several different technologies,
listed in Table 3-3.
TABLE 3-3. TRANSISTOR SIZES AND PARAMETERS FOR DRAIN INJECTION
EXPERIMENT.
Technology
Node
350 nm
180 nm
130 nm
90 nm
65 nm

Device
Type

Width
[W]

Lenght
[L]

VDD
[v]

VT
[v]

NMOS

800 nm

400 nm

3.3

0.58

PMOS

800 nm

400 nm

3.3

0.75

NMOS

400 nm

200 nm

1.8

0.44

PMOS

400 nm

200 nm

1.8

0.59

NMOS

260 nm

130 nm

1.2

0.32

PMOS

260 nm

130 nm

1.2

0.39

NMOS

200 nm

100 nm

1

0.23

PMOS

200 nm

100 nm

1

0.31

NMOS

170 nm

65 nm

1

0.13

PMOS

170 nm

65 nm

1

0.24

The test setup includes an RF signal generator, an oscilloscope, a semiconductor
analyzer, and a probing station. The frequency of the injected RF signal ranges from 10
MHz to 4 GHz. However, similar to the gate injection case, a very low frequency (of 10
MHz) is specifically picked for the analysis to avoid any parasitic characteristic effects.

63

An ensemble of transistors per technology node are measured a total of five times, and
the results are averaged, resulting in average ION and IOFF under the influence of largesignal injection. The probes are connected using an SMA cable to and from the bias-tee,
which are then lowered onto the pads on the test-chip. Since the experiment is set-up for a
very low frequency (10 MHz), the probe characteristics are ideal, and therefore not
calibrated. The probe pitch size is 150 µm that lays on top of the pad structure (on the test
chip), which is designed with ground-signal-ground to match with the probe. The entire
test set-up is controlled using a LabView program where the voltages and RF injection
power are automatically swept and recorded, while the device parameters of interest are
measured, illustrated in Figure. 3.7A and changes in the ION and IOFF under the influence
of large-signal injection are measured. Additionally, the data collections and the LabView
coding have been performed by Zahra Abedi, a fellow Ph.D. student, who helped me with
this experimental process. These results are shown in section 3.4.1 to 3.4.3.
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Figure 3.7. (A) An overview of the experimental setup, along with the automation by a
laptop. (B) The DUT (test chip) mounted on a probe station.

3.4.2 Experimental Results for a Single Transistor
This section shows an example of an experimental result for a single transistor only, and
results from all the test-chips are shown in the next section (3.4.3). Figure. 3.8 illustrates
the average IOFF and ION currents as a function of the injection power, in dBm, where the
IOFF is measured experimentally when VGS=0 V and the ION is experimentally measured
when VGS=VDD=1.0 V; and both currents are measured when VDS=1.0 V. The
measurement is taken from a p-type MOSFET (PMOS) that has W=200 nm and L=100
nm, which is designed and fabricated using 90 nm standard TSMC CMOS process.
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As shown in Figure. 3.8, the average ION does change slightly under large-signal
injection beyond 8 dBm. Such a trend occurs because the transistor stays in saturation
during the positive peaks of the RF signal and is forced into the linear region during the
negative peaks, causing the average current to decrease for larger values of the largesignal RF injection. The average IOFF stays constant until, the peak RF voltage (𝑉̂𝑛 )
becomes greater than the VDD and then drastically changes due to increasing large-signal
injection. Such a rapid change in the IOFF is observed in the transistor, which is supposed
to be in an OFF state briefly, starts conducting exponentially large current during the
negative peaks of the RF signal. Such brief conduction can force the IOFF to be of a
similar value to the ION, which can lead to devise failures beyond the observed data.

Figure 3.8. The average Ion and Ioff measured experimentally of a PMOS with W=200 nm
and L=100 nm as a function of RF injection power in dBm; in a 90 nm CMOS process
from TSMC.
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As an example, the ION/IOFF ratio is 1.1×105 for an NMOS fabricated using 350 nm
technology, whereas the same ratio is 4.9×103 for a similar NMOS fabricated using 65
nm technology. As shown in Figure. 3.9, the ION/IOFF ratio also worsens as the largesignal injection power increases. It has been suggested that the transistor becomes useless
when the ION/IOFF ratio becomes 100 [1], which is similar to the practical limit as the
analytical model. As such, based on the measured data given by Figure 3.9, the maximum
tolerance for injected power is 12.4 dBm for a 90 nm PMOS device.

Figure 3.9. The measured values for the Ion/Ioff ratio of a PMOS with W=200 nm and
L=100 nm as a function of drain injection power in dBm; in a 90 nm CMOS process from
TSMC.

3.4.3 Experimental Results for Scaling of Technologies
To further verify the analytical model, results from TSMC 350 nm, 180 nm, 130 nm, 90
nm, and 65 nm are measured to show the impact large-signal injection has on technology
scaling. These results are illustrated in Figure. 3.10 for NMOS and Figure. 3.11 for
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PMOS. The results support the claim about the large-signal injection tolerance reduction
with technology scaling down. The measured findings also suggest how the ION/IOFF ratio
is affected by increasing large-signal injection to the drain of the transistor. Note that 180
nm result is discussed in section 3.5.3.

Figure 3.10. The practical limit of operation for 65 nm, 90 nm, 130 nm, 180 nm, and 350
nm for NMOS transistor technologies under RF injection to the drain, measured
experimentally.
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Figure 3.11. The practical limit of operation for 65 nm, 90 nm, 130 nm, 180 nm, and 350
nm for PMOS transistor technologies under RF injection to the drain, measured
experimentally.

3.5 Predictive Model Comparison with Measured Data
3.5.1 Gate Injection
For accuracy validation of the developed predictive model, the measured data is
compared with the analytical model in (8) (from Chapter 2) considering VDD =1.0 V and
VT =0.13 V based on the data from the 65 nm technology specification. The results for
when 𝑉̂𝑛 > VT, which is when the injection power is significant than -5 dBm, is shown in
Figure. 3.12. The experimental data shows good agreement with the novel and simple
predictive model developed in (8) (from Chapter 2). Such a comparison can be carried
out for all technology nodes and devices that are mentioned in this work; here for brevity,
only one instance is shown as an example. Therefore, the maximum injection power that
pushes the transistor into the practical limit can be accurately predicted by using the

69

analytical model for ION/IOFF shown in (8) (from Chapter 2) for NMOS transistors and (9)
(from Chapter 2) for PMOS transistors, respectively, for gate injection.

Ion/Ioff Ratio

Pmax = -1.6 dBm

Practical Limit

Experimental
Data
Analytical
Model

Gate Injection Power [dBm]
Figure 3.12. Comparison between the analytical model and the measured data for ION/IOFF
versus RF injection power, for NMOS with W=170 nm and L=65 nm in a 65 nm CMOS
process from TSMC

In addition, based on the developed predictive model for ION/IOFF ratio, the maximum
large-signal injection tolerance on the gate terminal can be accurately quantified for each
technology generation in volts and dBm, as shown in the fourth and fifth columns in
Table 3-4 for NMOS and Table 3-5 for PMOS; these values were solely derived using (8)
and (9) (from Chapter 2), respectively. According to the predictive model, an NMOS
using 350 nm technology node can tolerate up to 0.968 V or 9.7 dBm of an injected RF
signal, whereas the same transistor in 65 nm technology node can tolerate up to only
0.261 V or -1.7 dBm of an injected RF signal. The PMOS using the 350 nm technology
node can tolerate up to 1.13 V or 11.0 dBm of an injected RF signal. In contrast, the same
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transistor in 65 nm technology node can only tolerate 0.35 V or 1.2 dBm of an injected
RF signal.
The analytical model and experimental data are compared with one another for
scaling technologies, especially the onsets of large-signal injection tolerances, which are
predicted using (8) and (9) (from Chapter 2). These results are shown in the last two
columns of Tables 3-4 and 3-5, labeled - 'Maximum analytical gate injection power' and
'Maximum experimental gate injection power,' respectively. These results are of great
significance since the analytical models can accurately predict the maximum injection
power with only two input parameters while being within an acceptably small margin of
error.
TABLE 3-4. PREDICTION OF MAXIMUM EEMI TOLERANCE FOR GATE
INJECTION FROM 350 NM TO 65 NM FOR NMOS TRANSISTOR TECHNOLOGY
NODES.
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TABLE 3-5. PREDICTION OF MAXIMUM EEMI TOLERANCE FOR GATE
INJECTION FROM 350 NM TO 65 NM FOR PMOS TRANSISTOR TECHNOLOGY
NODES.

3.5.2 Drain Injection
For verification of the developed predictive model, the measured data for the PMOS
device based on the data from the 90 nm technology specification is compared with the
analytical model in (18) (from Chapter 2). The results for 𝑉̂𝑛 > VDD, which is when the
injection power is significantly larger than 10 dBm, is shown in Figure. 3.13. The
analytical model here shows a good match in the trend similar to the measurement data.
A comparison between the model and data is carried out for all technology nodes and
devices that are mentioned in this work; only a single instance is shown as an example to
avoid redundancy. Therefore, the maximum injection power which can drive the
transistor to its practical limit of operation can be predicted by the use of the analytical
model for ION/IOFF shown in (17) (from Chapter 2) for NMOS transistors and (18) (from
Chapter 2) for PMOS transistors for drain injection.
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Figure 3.13. Comparison between the analytical model and the measured data for Ion/Ioff
versus RF injection power, for PMOS with W=200 nm and L=100 nm in a 90 nm CMOS
process from TSMC.

The maximum large-signal injection tolerance on the drain terminal can be measured
based on the developed predictive models for ION/IOFF ratio for each technology
generation in volts and dBm. As shown in the eighth and ninth columns in Table 4-6 for
NMOS and in Table 3-7 for PMOS, such values were solely derived using (17) and (18)
(from Chapter 2), respectively. An NMOS transistor using 350 nm technology node can
tolerate up to 4.03 V or 22.0 dBm of an RF signal injected to the drain. In contrast, the
same transistor in 65 nm technology node can tolerate up to only 1.27 V or 12.1 dBm of
an RF signal injected to the drain based on the predictive model. The PMOS transistor
using the 350 nm technology node can tolerate up to 4.03 V or 22.1 dBm of an RF signal
injected to the drain. In contrast, the same transistor in 65 nm technology node can only
tolerate 1.33 V, or 12.4 dBm of an RF signal injected to the drain.
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The analytical model and measured data are compared for scaling technologies, in
particular for the onsets of large-signal injection tolerances, which are predicted using
(17) and (18) (from Chapter 2). Such a comparison is shown in the last two columns of
Table 3-6 and 3-7, labeled - ‘Maximum analytical drain injection power’ and ‘Maximum
experimental drain injection power,’ respectively. These results are of great significance
since they show that the analytical models can accurately predict the maximum injection
power based on transistor parameters while being within an acceptably small margin of
error.
TABLE 3-6. PREDICTION OF MAXIMUM LARGE-SIGNAL TOLERANCE FOR
DRAIN INJECTION FROM 350 NM TO 65 NM FOR NMOS TRANSISTOR
TECHNOLOGY NODES.

TABLE 3-7. PREDICTION OF MAXIMUM LARGE-SIGNAL TOLERANCE FOR
DRAIN INJECTION FROM 350 NM TO 65 NM FOR PMOS TRANSISTOR
TECHNOLOGY NODES.
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3.5.3 Issues and Result Discussions
In this section, a few specific issues and results are discussed and how these results
potentially deviate from the predictive model.
•

90 nm in Gate Injection – The removal of the 90 nm technology node from the
discussion is a significant debate. For reference, each test-chip is designed in Tanner
EDA’s L-Edit; once created, each test-chip undergoes netlist extraction to generate an
equivalent SPICE netlist, to run in Tanner T-SPICE. On these extracted SPICE
netlists, tests were performed a “pre and post” check before sending the test-chip for
fabrication, and after the test-chip from the foundry was received, to compare and
match I-V characteristics before injecting any large-signal RF injection to the gate of
the NMOS or PMOS. However, the experimental results from 90nm technology were
a clear outlier to the predictive model since the day the prototype test-chips were
tested. It can be postulated that the fabricated test chip might be partially damaged
during an experimental test were the damage is causing the sensitive measurement of
the two currents, IOFF, to be significantly impacted (more than normal) due to largesignal RF injection compared to a larger conduction current which is the ION.
Interestingly, for the Drain injection case, 90 nm technology node experimental
results fall within the expected prediction. The reason for drain injection experimental
results matching and gate injection experimental results mismatching; might have to
do with the fact that both experiments are performed separately, and the point of
injection in both cases is separate (injection to the gate versus drain), which leads to
two significantly different results. This is most likely, due to the fact the gate terminal
is much more sensitive to the large-signal RF injection during gate injection, where

75

the entire gate voltage swings up and down, this attributes to a further mismatch
between the predictive model and measurement data. Furthermore, SPICE simulation
for IOFF and ION currents are compared with measured IOFF and ION currents, to show
the mismatch that damage has caused to the IOFF current, given by Figure. 3.14.
Additionally, this issue was isolated to 90 nm NMOS and PMOS gate injection cases
only.

Figure 3.14. Comparison between the SPICE simulation and the measured data for Ion
and Ioff currents versus RF injection power, for PMOS with W=200 nm and L=100 nm in
a 90 nm CMOS process from TSMC.

•

65 nm and 180 nm PMOS in Gate Injection – These technology nodes did not reach
their practical limit in the gate injection experimental measurements – as some of
these test-chips on hand were low on the count for those two technologies. There was
a need to stop the experiment just above the practical limit such that the devices can
be used for other experiments.
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•

180 nm NMOS in Drain Injection – The predictive model estimated that the limit of
tolerance for this device as ~17.5 dBm or 2.37 V. However, from experimental data,
it was calculated to be closer to 15.5 dBm. After verification of the data, it was found
that this mismatch between the predictive model and experimental data is due to a
dielectric breakdown within the transistor itself. Since the large-signal injection is
being directly injected on to the drain of the NMOS along with the VDD to the device
the actual injected voltage to the drain terminal is closer to,

𝑉𝐷 ≈ 𝑉𝐷𝐷 ± 𝑉̂𝑛

(1)

where 𝑉𝐷 is the actual injected voltage to the drain. On negative swings of the 𝑉̂𝑛 the
drain voltage is within the device tolerance, however at the positive swings of 𝑉̂𝑛 The
drain voltage will reach over 2VDD, which can be above the device tolerance, causing
additional significant gate leakage current in the transistor.

3.6 Summary
This chapter shows the methodology behind the prototype test-chip, which was used to
validate the analytical predictive models. The core purpose of the test-chips was for
model verification, and it was designed with elementary NMOS and PMOS transistor,
without any special characteristics – to represent core transistors. Additionally, in this
chapter, the experimental results for the gate and drain injections for single transistor
where shown, especially how the ION/IOFF ratio was affected for increasing RF injection
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power to either the gate or drain terminal. Next, this chapter also showed the
experimental results for the gate and drain injections for scaling technologies, especially
how the MOSFETs’ tolerance is affected for decreasing transistor size when the largesignal RF injection power is injected to either the gate or drain terminal. Finally, the
limits of tolerance from analytical predictive models, which were developed in chapter 2,
were directly compared with the limits found from measured data side-by-side to show
the validity of the predictive models.
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Chapter 4: High-Frequency Modeling
and Other Derived Model(s) - Based on
the Predictive Models
4.1 Introduction
This chapter shows the robustness and fluidity of the predictive models that were
developed in Chapter 2. These developed models are used as an initial point for Highfrequency modeling, manufacturer, and transistor size-independent modeling, and much
more. The goal of this chapter is to show a range of scenarios where these developed
analytical predictive models can be modified and applied.
This chapter is divided as the following - section 4.2 shows the development of the
high-frequency models for the gate and drain injections; section 4.3 shows the
manufacturer and transistor size-independent models for the gate and drain injections,
and section 4.4 shows the sensitivity of the transistor for gate versus drain injection.

4.2 High-Frequency Modeling
4.2.1 Gate Injection
The high-frequency gate injection modeling starts with a similar set of assumptions as of
the low-frequency modeling for gate injection, shown in section 2.3. However, now
frequency dependency is considered into the analysis. Figure 4.1 shows the approximate
system model for high-frequency analysis, where H(s) is the generic transfer function
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that represents the frequency-dependent components in the large-signal RF gate injection
analysis.

Figure 4.1. The system model for high-frequency gate injection, where H(s) is a generic
transfer function.

In general, H(s) is a transfer function that consists of a combination of several poles
and zeros, which comes from several different resistances and capacitive impedances.
Example of these different resistances and capacitive impedances includes – probe
resistance, probe capacitance, pad resistance, pad capacitance, cable resistance, cable
capacitance, intrinsic MOSFET capacitance (from various gate junction capacitances),
extrinsic MOSFET resistance (from packaging), extrinsic MOSFET capacitance (from
packaging), etc.
However, for this dissertation, and based on the experimental set-up shown in section
3.4.1, the dominant pole in the experimental set-up would come from the pad
capacitance, which is about 5 pF (shown as CPAD in Figure 4.2). In contrast, the rest of
the capacitances are in the order of several fF. The main resistance comes from the cable,
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and since the cable is matched with rest of the system, to 50 ohms (such as the RF signal
generator, an oscilloscope, a semiconductor analyzer, and a probing station), the cable
resistance can be set as 50 ohms (shown as RCABLE in Figure 4.2). Lastly, since the pad
structure is based on a probe’s ground-signal-ground pattern, this causes the signal to
travel a small path of resistance to ground, and this path is through the substrate of the
test-chip, for which the resistance is about 15 ohms (shown as RSUB in Figure 4.2). This
adds a zero to the transfer function for the high-frequency gate analysis. The entire circuit
diagram, which is specific for this research experimental set-up, is given by Figure 4.2.

Figure 4.2. Circuit equivalent for the transfer function H(s).

Combining the circuit equivalent of the transfer function from Figure 4.2 with the
system model from Figure 4.1, a new circuit diagram which represents the approximate
model for high-frequency gate injection analysis is shown in Figure 4.3.
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Figure 4.3. High-frequency circuit diagram for large-signal RF injection to the gate
terminal of the MOSFET.

The new input signal that gets injected to the gate terminal of the MOSFET for highfrequency gate injection is given as,

′
̂
VGS’ = VGS + 𝑉
𝑛 𝑠𝑖𝑛 𝜔𝑡

(4.1)

′
̂
where VGS’ is the new mixed-signal gate voltage, VGS is the DC gate voltage and 𝑉
𝑛

is the output of the transfer function voltage based on the 𝑉̂𝑛 (the peak large-signal
′
̂
injection voltage) which was previously applied to the gate. This frequency-dependent 𝑉
𝑛

is given by,
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′
𝑉̂𝑛 =

√(2𝜋𝑓∗𝐶𝑃𝐴𝐷 ∗𝑅𝑆𝑈𝐵 )2 +1
2

√(2𝜋𝑓∗𝐶𝑃𝐴𝐷 ∗(𝑅𝐶𝐴𝐵𝐿𝐸 +𝑅𝑆𝑈𝐵 )) +1

∗ 𝑉̂𝑛

(4.2)

where CPAD is about 5 pF, RCABLE is 50 ohms, RSUB is about 15 ohms, 𝑓 is the
frequency, and 𝑉̂𝑛 is the peak large-signal injection voltage.
By combining (4.2) with (8) (from Chapter 2), the high-frequency predictive model
for NMOS under gate injection can be written as,

𝐼𝑜𝑛
𝐼𝑜𝑓𝑓

=2

2
(𝑉𝐷𝐷 −𝑉𝑇 )2 +(𝑉̂
𝑛 ′)
2
(𝑉̂
𝑛 ′−𝑉𝑇 )

,

̂
when 𝑉
𝑛 ′ > VT

(4.3)

Additionally, by combining (4.2) with (9) (from Chapter 2), the high-frequency
predictive model for PMOS under gate injection can be written as,

𝐼𝑜𝑛
𝐼𝑜𝑓𝑓

=2

2
(𝑉𝐷𝐷 −|𝑉𝑇 |)2 +(𝑉̂
𝑛 ′)
2
(𝑉̂
𝑛 ′−|𝑉𝑇 |)

̂
, when 𝑉
𝑛 ′ >|VT|

(4.4)

The NMOS model in (4.3) and the PMOS model in (4.4) are based on (8) and (9)
(from chapter 2), which now helps quantify the behavior of n-type and p-type MOSFETs
under large-signal RF injection to the gate for high-frequency analysis.
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4.2.2 Drain Injection
Likewise, the high-frequency drain injection modeling starts with a similar set of
assumptions as of the low-frequency modeling for drain injection, shown in section 2.4.
However, now frequency dependency is considered into the analysis. Figure 4.4 shows
the approximate system model for high-frequency analysis, where H(s) is the generic
transfer function that represents the frequency-dependent components in the large-signal
RF drain injection analysis.

Figure 4.4. The system model for high-frequency drain injection, where H(s) is a generic
transfer function.

The transfer function is the same as one shown in section 4.2.1; only the point of
injection is changed to the drain terminal of the MOSFET. Therefore, by combining the
circuit equivalent of the transfer function from Figure 4.2 (from section 4.2.1) with the
system model from Figure 4.4, a new circuit diagram which represents the approximate
model for high-frequency drain injection analysis is shown in Figure 4.5.
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Figure 4.5. High-frequency circuit diagram for large-signal RF injection to the drain
terminal of the MOSFET

The new input signal that gets injected to the drain terminal of the MOSFET for highfrequency gate injection is given as,

′
̂
VDS’ = VDS + 𝑉
𝑛 𝑠𝑖𝑛 𝜔𝑡

(4.5)

where VDS’ is the new mixed-signal drain voltage, VDS is the DC drain voltage and
′
̂
̂
𝑉
𝑛 is the output of the transfer function voltage based on the 𝑉𝑛 (the peak large-signal

injection voltage) which was previously applied to the drain. This frequency′
̂
dependent 𝑉
𝑛 is given by,
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′
𝑉̂𝑛 =

√(2𝜋𝑓∗𝐶𝑃𝐴𝐷 ∗𝑅𝑆𝑈𝐵 )2 +1
2

√(2𝜋𝑓∗𝐶𝑃𝐴𝐷 ∗(𝑅𝐶𝐴𝐵𝐿𝐸 +𝑅𝑆𝑈𝐵 )) +1

∗ 𝑉̂𝑛

(4.2)

where CPAD is about 5 pF, RCABLE is 50 ohms, RSUB is about 15 ohms, 𝑓 is the
frequency, and 𝑉̂𝑛 is the peak large-signal injection voltage. This equation is the same
equation shown in section 4.2.1.
By combining (4.2) with (17) (from Chapter 2), the high-frequency predictive model
for NMOS under drain injection can be written as,

𝐼𝑜𝑛
𝐼𝑜𝑓𝑓

𝑊

′
2
1 𝐾 𝑛( 𝐿 )[(𝑉𝐷𝐷 −𝑉𝑇 ) ]

≈2

̂

𝐼𝑠0 (𝑒 (𝑉𝑛 ′−𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) )

̂
, when 𝑉
𝑛 ′>VDD

(4.6)

Additionally, by combining (4.2) with (18) (from Chapter 2), the high-frequency
predictive model for PMOS under drain injection can be written as,

𝐼𝑜𝑛
𝐼𝑜𝑓𝑓

𝑊

′
2
1 𝐾 𝑝( 𝐿 )[(𝑉𝐷𝐷 −|𝑉𝑇 |) ]

≈2

̂

𝐼𝑠0 (𝑒 (𝑉𝑛 ′−𝑉𝐷𝐷 )/(𝑘𝑇/𝑞) )

̂
, when 𝑉
𝑛 ′>VDD
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(4.7)

The NMOS model in (4.6) and the PMOS model in (4.7) are based on (17) and (18)
(from Chapter 2), which helps quantify the behavior of n-type and p-type MOSFETs
under the high-frequency large-signal RF injection to the drain of the MOSFET.

4.3 Manufacturer and Transistor Size Independent Models
4.3.1 Gate Injection
The predictive models (8) or (9) (from Chapter 2) can be further expanded to be applied
to a wide range of technology nodes regardless of the manufacturer and transistor size
(W/L) – by simplifying (8) or (9) (from Chapter 2) as a function of 𝑉̂𝑛 , the peak noise
tolerance. First, the ION/IOFF ratio is set equal to 100 because, at this point, the IOFF current
is approximately two orders of magnitude below the ION current, which signifies a large
leakage current due to large-signal injection. Then, an approximation to (8) or (9) (from
Chapter 2) is made to approximate the impact of EEMI on the numerator or ION current to
be zero. Such an assumption is valid since large-signal injection impact on the ION current
is significantly smaller compared to the impact of large-signal injection on the IOFF
current, and such an observation is confirmed through measurements in Chapter 3. The
IOFF current or the denominator is kept the same in (8) or (9) (from Chapter 2). The
impact of large-signal injection on technology nodes regardless of the manufacturer and
transistor size is calculated and given by,

100 ≈ 2

(𝑉𝐷𝐷 −𝑉𝑇 )2
2 .
̂
(𝑉
𝑛 −𝑉𝑇 )

(4.8)
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Solving for 𝑉̂𝑛 gives,

(𝑉 −𝑉 )
𝑉̂𝑛 ≈ 𝑉𝑇 + 𝐷𝐷 𝑇 .
√50

(4.9)

Equation (4.9) is a simplified version of (8) or (9) (from Chapter 2) written purely in
terms of VDD and VT. By combining (4.9) with Moore's Law for scaling of transistor size,
illustrated in Figure. 4.6, to show the impact of large-signal injection on past and future
technologies by knowing the VDD and VT for a MOSFET. Figure 4.6 also shows the effect
that scaling technologies has on the peak noise tolerance limit to the gate of the transistor

Peak Noise Tolerance [V]

from 1000 nm, created in 1983 and down to 3 nm, coming out in ~2021.

Year

Figure 4.6. Impact of the peak noise tolerance in volts to the gate of a transistor on the
technology node for the past 40 years.
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4.3.2 Drain Injection
The predictive model in (17) and (18) (from Chapter 2) can be applied over a wide range
of technologies, regardless of the manufacturer or transistor size. First, by the use of
either (8) or (9) (from Chapter 2) as a starting point for the simplified predictive model.
Then by setting the ION/IOFF ratio equal to 100, as this is the practical limit of operation
defined in the single transistor analysis. Solving (17) or (18) (from Chapter 2) for 𝑉̂𝑛 will
lead to a logarithmic term that includes several terms that have a range of uncertainty.
However, since the maximum limit of tolerance voltage that will push a transistor to its
practical limit is similar to a diode’s turn-on voltage. As such, it can be used to
approximate the impact of large-signal injection on technology nodes irrespective of the
manufacturer and transistor size by solving for 𝑉̂𝑛 as,

𝑉̂𝑛 ≈ 𝑉𝐷𝐷 + 𝑉𝐹′

(4.10)

where VDD is the power supply voltage, and VF’ is the typical turn-on voltage for a
diode (for example, ~0.5 V to ~0.7 V for Silicon diode). Equation (4.10) is approximate
of (17) and (18) (from Chapter 2) written in terms of 𝑉𝐷𝐷 and 𝑉𝐹′ . Additionally, by
combining (4.10) with Moore’s Law for scaling of transistor size, to show the impact of
large-signal RF injection on the maximum limit of tolerance on transistor on both the past
and future technology nodes, illustrated in Figure. 4.7. Simply knowing the 𝑉𝐷𝐷 and 𝑉𝐹′
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can be useful the predict the peak noise tolerance from 1000 nm devices to the future 3
nm device.

Figure 4.7. Impact of the peak noise tolerance, in volts, onto the drain terminal of the
transistor for technology nodes over the past 40 years.

4.4 Gate Versus Drain Injection
The previous (4.9) and (4.10), which are based regardless of the manufacturer and
transistor size predictive models for large-signal RF injection. A general sensitivity
metric for a transistor can be derived under large-signal RF injection. This sensitivity
metric is to show how much less the drain injection is sensitive to the gate injection or
how much more the gate injection is sensitive to the drain injection. This sensitivity
metric looks at the difference in the peak noise tolerance for drain injection versus the
gate injection and is given by,
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̂𝑛 ≈ (𝑉𝐷𝐷 + 𝑉𝐹′ ) − ( 𝑉𝑇 + (𝑉𝐷𝐷−𝑉𝑇 ))
∆𝑉
√50

(4.11)

This metric can be illustrated in Figure. 4.8, which combines Figure. 4.6 and Figure.
̂𝑛 is the sensitivity metric for drain injection versus the gate injection,
4.7. Here, the ∆𝑉
which shows the difference in the peak noise tolerance from 1000 nm devices to the 3 nm
device.

Figure 4.8. The difference in the peak noise tolerance, in volts, for drain injection versus
gate injection for the transistor for technology nodes over the past 40 years.

From Figure. 4.8 it can be concluded that a transistor is more likely to be susceptible
to large-signal RF injection coupled to the gate of the transistor than to the drain.
Furthermore, this is also represented in the models shown in Chapter 2. Where for the
gate injection case, the RF signal must overcome VT to push the device into super-
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threshold; while in the drain injection case, the RF signal has to be greater than VDD to
have an adverse effect on the operation of a transistor.

4.5 Summary
This chapter shows the development of the high-frequency models for both gate and
drain injection, which is based on analytical predictive models derived in Chapter 2.
Next, this chapter shows the development of the manufacturer and transistor sizeindependent models for scaling technologies. It shows how the peak noise tolerance
decreases, in general, for decreasing technology size. Moreover, this chapter compared
the sensitivity of a transistor to drain injection versus gate injection and showed how the
device is more likely susceptible to large-signal RF injection coupled to the gate of the
transistor than to the drain. The main point of this chapter was to show the robustness and
flexibility of the developed models from Chapter 2, as it was used as a starting point for
all the different types of assessments performed in this chapter.
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Chapter 5: Conclusion and Future work
5.1 A Simple Approach for a Complex Problem
Modeling EEMI behavior for a system, component, or device is a multi-layer problem
that requires time, cost, computational power, etc., just for modeling or even prototyping
before it is deployed in-field. The goal of this dissertation is to help equip EMI/EMC
design engineers with a tool that can be used as a quick recommendation to assess the RF
susceptibility of their systems, components, and devices. This approach offers an
alternative solution that can help engineers with a quick assessment of their system with a
“rule-of-thumb” approach rather than having to cope with a compromise to the integrity
of the entire system. This system integrity can come from the systems’ power, signal, or
even the cost. The analytical model developed and exhibited in this dissertation can be
considered an additional tool in the EMI/EMC design engineers’ kit, such that if needed
they can quickly deploy this model; whether it is in the lab or in field, to estimate the
limits of malfunction without any permanent damage to their systems, components, and
devices. Lastly, this simplified approach can potentially help design engineers with better
optimal implementations for system hardening against EEMI.

5.2 Conclusion
In Chapter 2, low-frequency predictive models have been developed to characterize the
impact of large-signal injection on both n-type and p-type MOSFET transistors for the
gate and drain injections before the onset of permanent damage. These predictive models
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can be used to guide the impact that large-signal injection has on the ION/IOFF ratio of a
MOSFET for a given technology node using only the device parameters. The Drain
Junction Forward Bias Current is also successfully developed, which shows the effect
drain-side large-signal injection has on the leakage current of the transistor
In Chapter 3, the developed analytical model for gate injection is successfully
compared against measurement data from devices fabricated using 350 nm, 180 nm, 130
nm, and 65 nm standard TSMC CMOS processes. Furthermore, the analytical model for
drain injection is successfully compared against measurement data from devices
fabricated using 350 nm, 180 nm, 130 nm, 90 nm, and 65 nm standard TSMC CMOS
processes. A comparison between the analytical model and the measurement data showed
good agreement. For gate injection, the tolerance to large-signal injected power in a
MOSFET reduces with technology scaling, starting from ~9.7 dBm (9.5 dBm measured
experimentally) at 350 nm down to ~-1.7 dBm (-1.6 dBm measured experimentally) at 65
nm technology node for NMOS, and ~11.0 dBm (11.2 dBm measured experimentally) at
350 nm down to 1.2 dBm using the 65 nm technology node for PMOS. In addition, for
drain injection, it was observed that the maximum limit of injection to an NMOS
transistor in 350 nm technology node is ~22.1 dBm (22.0* dBm measured
experimentally) and, the same transistor in 65 nm technology node can only tolerate
~12.1 dBm (12.3 dBm measured experimentally) of an RF signal injected to the drain
terminal. The PMOS transistor in 350 nm technology node can tolerate ~22.1 dBm (22.0
dBm measured experimentally), and the same transistor in 65 nm technology node can
only tolerate ~12.4 dBm (11.7 dBm measured experimentally) of an RF signal injected to
the drain terminal.
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In Chapter 4, the development of the high-frequency models for both gate and drain
injection where shown, which are based on analytical predictive models derived in
Chapter 2. This dissertation also demonstrated how both past and future technology
nodes could be impacted by the large-signal gate or drain injection regardless of the
manufacturer and transistor size, using the developed predictive model. Lastly, it
displayed the sensitivity of a transistor to drain injection versus gate injection and showed
how the device is more likely susceptible to large-signal RF injection coupled to the gate
of the transistor than to the drain.
Finally, these developed models can be used as refinements for "rule-of-thumb"
predictive models for determining the maximum limits for large-signal gate-side and
drain-side injections. Both injections are valuable to EMI/EMC engineers and CMOS
circuit designers such that they can quickly generate results as look-up tables to solve
problems without over-engineering for a solution. These refinements for the "rule-ofthumb" approach are – (a) for the gate injection case, the peak noise voltage tolerance is
typically around the device’s threshold voltage, and (b) for the drain injection case, the
peak noise voltage tolerance is typically around the device’s supply voltage.

5.3 Future Work and Recommendations
5.3.1 High-Frequency Experimental Verification
A straightforward future work that can result directly from this dissertation will be the
experimental measurements of n-type and p-type MOSFETs under high-frequency
analysis. Using [1] for conceptual understanding and then using [2-4] experimental setup, as the developed models in Chapter 4 are explicitly catered for those experimental
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setups. For example, the frequency can be swept from 10MHz to 4GHz, and for a given
RF injection power, an observation can be formulated, which shows a hypothetical match
or mismatch between the analytic model developed in Chapter 4 and potential measured
data for the high-frequency experiment. Unfortunately, due to COVID-19, I was not able
to get to the experimental verification part for the high-frequency analysis.
5.3.2 Radiated Chamber
Another interesting future work that can potentially derive from this dissertation could be
to look at the limit of tolerance for MOSFETs in a radiated chamber. Studies such as [58] have previously explored such concepts on a Si-based MOSFET. Using the models
that were developed in this dissertation, it would be of a great interest to see a
quantifiable difference between radiated EEMI coupling to a device, which is then
compared to direct coupling of the EEMI signal to a device, when both gate and drain are
excited under large-signal RF injection simultaneously.
5.3.3 MIL-STD-461
Military-Standard-461 [9-10] is a Department of Defense (DoD) issued standard test that
describes how a piece of equipment can be tested for EMC. This test for EMC is
integrated into research and development (R&D) stages for various defense systems, such
as ones used in warfare, communications, information/data transfer, etc. It is essentially a
box test that is a first step to installing equipment for an intended platform [11].
However, many studies, such as [12-13], have been conducted to adapt this standard test
better. A potential future direction could be to combine the models developed in this
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work with MIL-STD-461 to better account for the level of soft upset or non-persistent
damage to the equipment under test.
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